PLD, SPLD, GAL, CPLD, FPGA Design

Post thread
Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.
K
  • Question
What Is the best Book to Get on Verilog?
Replies
4
Views
3K
SaschaH
S
neanton28
  • Question
Generate random number in range using LFSR
2 3
Replies
41
Views
7K
neanton28
neanton28
K
  • Question
[SOLVED] Why Does Verilog Remember Number of Bits from one Input Parameter to the Next?
Replies
3
Views
2K
pbernardi
P
Jesse01
  • Question
Integrate IMU 6050 with FPGA(Artix 7) XC7A35T for real time data processing and localisation.
Replies
3
Views
2K
Jesse01
Jesse01
K
  • Question
[SOLVED] What Is Wrong with my (Nt) Inverting Module?
Replies
1
Views
2K
kvnsmnsn
K
K
  • Locked
  • Question
[SOLVED] One of my input Values Seem to Be Changing as I Pass it into a Port
Replies
1
Views
2K
KlausST
KlausST
K
  • Question
Building a Latch with for NANDS versus with a Multiplexer and two Inverters
Replies
11
Views
3K
dick_freebird
D
K
  • Locked
  • Question
[SOLVED] Trying to Use Verilog Parameters to Code my own Less Than
Replies
9
Views
3K
FvM
FvM
P
  • Question
How to find known errata which affect specific Modelsim version?
Replies
0
Views
2K
Pootle
P
J
  • Question
Uart from MicroBlaze to zynq
Replies
3
Views
4K
sky_siliconthink
S
E
  • Question
Which one should I learn today? Verilog or Systemverilog?
Replies
3
Views
4K
sky_siliconthink
S
E
  • Question
Which software is used today for logic synthesis? Any recommendation?
Replies
3
Views
3K
sky_siliconthink
S
D
  • Question
Actel Proasic3 FPGA PnR error
Replies
1
Views
3K
FvM
FvM
L
  • Question
What are compatible with EP4CE55U19I7N?
Replies
1
Views
3K
FvM
FvM
K
  • Question
Handling large vectors in VHDL?
Replies
2
Views
3K
DRubioG
D
E
  • Question
Light Weight IP Applications
Replies
2
Views
3K
ads-ee
ads-ee
A
  • Question
VHDL code to that make text on lcd
Replies
9
Views
4K
barry
barry
M
  • Question
FPGA LCD Text that changes depending on the mode
Replies
4
Views
3K
dpaul
dpaul
S
  • Question
IspLsi 1016-60Lj
Replies
1
Views
2K
KlausST
KlausST
I
  • Question
1st order sigma delta output is wrong verilog Cadence
Replies
4
Views
2K
InvokeMeWell
I