Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reducing the noise in analog circuit with layout technique

Status
Not open for further replies.
Re: layout and noise

Dear skyismylimit,
You could look here for flicker noise discussion.

And 1/f noise cannot be elimenated but be reduced. Thsi also would happen if your VGS is not very large for PMOS
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top