yefj
Advanced Member level 5
- Joined
- Sep 12, 2019
- Messages
- 1,539
- Helped
- 1
- Reputation
- 2
- Reaction score
- 5
- Trophy points
- 38
- Activity points
- 9,267
I see it plain as day. The PNP internal PN junction and bias wire give no opposition to enormous startup surge current. This immediately goes through C4 to ground.When we send a pulse on P12 How C4 will behave?
Why the Gnd on the other side ruins it?
I see it plain as day. The PNP internal PN junction and bias wire give no opposition to enormous startup surge current. This immediately goes through C4 to ground.
For one solution remove C4. Possibly change the PNP to NPN. More work needs to be done on the delay timing function.
Previously C4 had no resistance inline. Current was free to travel directly through the PNP and out through its base. Then to C4 which went directly to ground.Hello Brad,My focus is on the C4 capacitor.I was told that the difference between situation 1 when C4 is grounded the base of Q1 starts from 0V.
When C4 in parralel to R10 then C4 starts from 15V. What is the inner capacitance mechanism that caused the difference?
In this circuit the cap charges thru R11 and Q2 when it is on, cap across R10. NoteWhat preventing the capacitor to be 12V as soon as the pulse comes?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?