Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ASIC Design Methodologies and Tools (Digital)

Post thread
ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions
H
  • Question
Is it possible to covert POCV to SOCV?
Replies
1
Views
738
hjmoon
H
Y
  • Question
Unsynchronized Crossing Reported by Spyglass CDC in a Sync FIFO
Replies
2
Views
833
yuexplore
Y
E
  • Solved
Synchronizer Standard Cell Synthesis
Replies
2
Views
897
ThisIsNotSam
T
J
  • Question
Automatically Exporting I-V Simulation Data to .txt File in ADS
Replies
1
Views
636
dick_freebird
D
L
  • Question
parallel scan simulation failure
Replies
0
Views
605
lusian07
L
stranger_sea
  • Question
Cadence Genus synthesis tool
Replies
1
Views
955
glennramalho
G
S
  • Question
In Axi why is strobe is used only during write operation??
Replies
2
Views
875
dick_freebird
D
E
  • Locked
  • Question
[SOLVED] Why is my clock network considered as ideal here (PrimeTime)?
Replies
2
Views
890
EE18
E
I
  • Question
DRC error for MIMCAP in UMC-65nm pdk
Replies
1
Views
667
ThisIsNotSam
T
I
  • Question
VDC symbol (analog library) is not appear in cadence Virtuoso
Replies
3
Views
759
dick_freebird
D
F
  • Locked
  • Question
[SOLVED] AWR
Replies
1
Views
666
dpaul
dpaul
A
  • Question
Cell mapping information not specified
Replies
5
Views
2K
Alipoursaadaty
A
R
  • Question
DRC and VLS for circuit using Sky130 PDK
Replies
5
Views
3K
msrfic
M
W
  • Question
JTAG
Replies
4
Views
915
KlausST
KlausST
K
  • Locked
  • Question
[SOLVED] Force logic selection during synthesis
Replies
4
Views
1K
glennramalho
G
K
  • Locked
  • Question
[SOLVED] SRAM arbitration between AHB and another interface
Replies
9
Views
1K
keyboardcowboy
K
R
  • Question
Hold values
Replies
6
Views
781
ThisIsNotSam
T
Dragonsky
Synopsys Design Compiler cell_report show hierarchy cells
Replies
1
Views
1K
ThisIsNotSam
T
C
  • Question
skew for common clock path
2
Replies
25
Views
6K
mkostya
M
C
  • Question
How to estimate roughly the valid clock frequency?
Replies
4
Views
1K
kaz1
K

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top