Why we care about set-up time violations in FPGA analysis?

[kumar_eee]

FPGA Timing Analysis

In FPGA Design, Why v r wondering abt set-up time violations not hold violations?....

 

[chinara]

Re: FPGA Timing Analysis

Because if hold time is zero, it should be enough.