kumar_eee
Advanced Member level 3
- Joined
- Sep 22, 2004
- Messages
- 814
- Helped
- 139
- Reputation
- 276
- Reaction score
- 113
- Trophy points
- 1,323
- Location
- Bangalore,India
- Activity points
- 4,677
FPGA Timing Analysis
In FPGA Design, Why v r wondering abt set-up time violations not hold violations?....
In FPGA Design, Why v r wondering abt set-up time violations not hold violations?....