Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Process information is usually guarded secret, so do not expect TSMC (or any other fab) to release that information so easy, and if they find someone giving it out they will sue to get it taken down. The best way is to ask them. If you are a student or a professor, your university might already have an agreement. If you are in industry you have to talk to them first and sign an NDA, but they are quite resonable. Even if you do not have the money and are still doing feasability studies, you often can still get some information.
As for an SRAM IPs a good place to look TSMC has a nice IP catalog. You can also look in Design & Reuse, it is good to find vendors. TSMC does have a SRAM for that process node, they announced it already, but there could be third parties too.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
