Strange PLL lock problem?

Status
Not open for further replies.

cqmyg5

Advanced Member level 4
Joined
Oct 21, 2003
Messages
118
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
963
Hello,

I am testing a 2.4G PLL.
This PLL couldn't lock if just after power-on, and vco free-run at 2480MHz, vtune=0v. When I increse both vco current and vco's tuning cap, the PLL can now lock in 2400M-2490MHz. After this, I decrese both vco current and vco's tuning cap to original value, then the PLL also can lock 2400M-2490MHz.

Why the PLL could lock after it has been increased and then decreased current and cap, since the value is as same as it's just after power-on?

Thanks!
 

For a PLL circuit, you must check its loop characteristics.
Matlab is a good choice.
 

Dear:
The pfd output should be checked first. IF the pfd work correctly, the vtune should be raise. Because u say that ur vtune is always zero after power on.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…