Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Sooch biasing circuit

Status
Not open for further replies.

Junus2012

Advanced Member level 5
Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Visit site
Activity points
15,235
Dear friends,

I am trying to use this circuit attached below for biasing the cascode transistors in of the Op-amp. This circuit was highlighted to me by Dominik but I still unable to understand the princible of operation regarding the voltages Vntail, Vncas1 and Vncas2.


sooch_biasing circuit.PNG


What I know is that:

Vtail = Vov+Vth
Vncas1= 2Vov+Vth
Vncas2 = 3Vov+Vth

But I dont know how it is coming or the setting to generate these voltages from this circuit.

Thank you in advance

Best Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top