Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SD Host Controller Design

Status
Not open for further replies.
J

josesmn

Newbie level 6
Joined
Oct 14, 2008
Messages
13
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,345
Hai all,
I have a few doubts regarding the host controller design.
From spec, its seen that the card will give "CRC OK and Busy" signal for each block write operation in a multi/single write data transfer.
How will the card give this signalling?
Thanks & Regards,
Jose
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top