Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Replace NMOS with PMOS in INVERTER

Status
Not open for further replies.
What you said is right both the pmos will be ON but actually one will be in saturation and another in Linear and the transistors wont burn inspite of high current but that high current wil be in the order of uA.
- - - Updated - - -
we can make both the transistors operate in saturation by adjusting their W/L's
I see, that your answer confirms my previous assumption: "It depends" - We can make W/L sufficient small to avoid unsafe currents. But how about a reasonable circuit purpose?

What is it good for?
 

I see, that your answer confirms my previous assumption: "It depends" - We can make W/L sufficient small to avoid unsafe currents. But how about a reasonable circuit purpose?

What is it good for?

Hi FvM,

The purpose is not served but it was an interview question to me .
 

The purpose is not served but it was an interview question to me.
I think, the keyword "interview" should be mentioned with the question.
It enables edaboard members to switch to the "meaningless and hypothetical questions" mode. :smile:

But the question has been in fact answered. You can expect a voltage >0, depending on the actual transistor parameters.
 

indefinite op can be any piece of crappy op voltage which is not based on any criteria or rules of the circuit

it can be 0 V at the least to the destruction of the MOS which is the least possible event
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top