Regarding the Xilinx Jtag programmer connector details

[treqer]

I have all the cables. parallel and USB. Both USB (Platform cable USB - dlc9g and Platform cable USB II-dlc10)
they all work with the CPLD and FPGA. chip scope did not try

---------- Post added at 16:46 ---------- Previous post was at 16:44 ----------

I have already said that regardless of the type of cable JTAG interface is the same. 14 pin connectors are identical.

 

[prakashvenugopal]

Hi,

Can u have the dimension for the Jtag connector used in the target board for hardware design


thanks,
V. Prakash

 

[treqer]

Molex 87832-1420

---------- Post added at 13:39 ---------- Previous post was at 13:37 ----------

2.0mm 7x2 shrouded header

 

[prakashvenugopal]

Hi,

The following attachment is the target board JTAG connector dimension? Please let me know.

thanks,
V. Prakash

https://obrazki.elektroda.pl/9_1317986984.jpg

 

[treqer]

yes.
dimension is correct

 

[bigdogguru]

The following attachment is the target board JTAG connector dimension? Please let me know.

Yes, here's exactly the connector you require from Digikey:

CONN HEADER LO-PRO 2MM 14PS VERT

There are also datasheets available on the product page.

BigDog

 

[prakashvenugopal]

Hi,

Can we leave the 14th pin(Halt) open (NC) while PCB design. Please do let me kno

https://obrazki.elektroda.pl/9_1317986984.jpg

thanks,
V. Prakash

 

[bigdogguru]

Can we leave the 14th pin(Halt) open (NC) while PCB design. Please do let me know

No, not if you want compatibility with all the Xilinx applications, ChipScope, etc.

BigDog

 

[prakashvenugopal]

Hi,

To which pin of the CPLD, I have to connect this HALT Pin of JTAG?
Please do let me know.

Thanks,
V. Prakash

 

[bigdogguru]

To which pin of the CPLD, I have to connect this HALT Pin of JTAG?

CPLD?

Is this the Coolrunner II design?

If so, I do not believe the Coolrunner II supports that particular line, so leave it NC.



As a matter of fact, you do not even need the shrouded header connector, just use a single row header strip which can be attached to by flying leads.

BigDog

 

[prakashvenugopal]

Hi,

I am planning to work with FPGA also: in case of FPGA, to which pin of FPGA, i have to connect that HALT pin of Jtag?

For CPLD:
Halt pin -- Open
Pgnd -- ? (what was this pseudo gnd? will have to connect to the supply gnd? )
gnd -- ? (will this is the supply gnd?)



For FPGA:
Halt pin -- (to which pin of FPGA, i have to connect this HALT of Jtag?)
Pgnd -- ? (what was this pseudo gnd? will have to connect to the supply gnd? )
gnd -- ? (will this is the supply gnd?)

Please let me know so that it will be useful for my PCB design

thanks,
V. Prakash

 

[treqer]

I will kill you guide a boat ("C" shown in the Russian film)

you little problems? more later jtag is the more it is functional. Now I begin to use foul language. If you need some tips ---- Bring them out.

 

[prakashvenugopal]

Hi,

If you know and interested to answer. You answer for this?

For CPLD:
Halt pin -- Open
Pgnd -- ? (what was this pseudo gnd? will have to connect to the supply gnd? )
gnd -- ? (will this is the supply gnd?)


For FPGA:
Halt pin -- (to which pin of FPGA, i have to connect this HALT of Jtag?)
Pgnd -- ? (what was this pseudo gnd? will have to connect to the supply gnd? )
gnd -- ? (will this is the supply gnd?)

Please let me know so that it will be useful for my PCB Design

---------- Post added at 09:42 ---------- Previous post was at 09:18 ----------

Hi treqer,

I am not a Ph.D in FPGA and CPLD's. I am just an L.K.G in it. I have to clear my all doubts before starting my Hardware design. I am trusting you people to clarify my doubts in design. Please Co-operate.

Thanks,
V. Prakash

 

[treqer]

Why reinvent the wheel? BIG DOG made ​​reference to the scheme. A lot of EVMs schemes can be found at Avnet. Do as humans do.

 

[prakashvenugopal]

Hi treqer,

Ok. I will check that.

thanks,
V. Prakash