Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Precaution to take in Analog Circuit design

Status
Not open for further replies.
N

nuntha

Junior Member level 2
Junior Member level 2
Joined
Apr 1, 2004
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
151
Good note on the recautions to take when designing Analog Circuit design.
A must know for designers
 

I believe you must have enjoyed my previous posting. I do have course material on "Anatomy of Oscillator Phase Noise Models" which describes LC VCO and phase noise models. I believe a good design starts with knowing the fundamentals.
 

For Oscillator design (Phase noise considerations) in various topologies pls check the IEEE paper by Lee and Hajimari.
Cheers,
Gold_kiss
 

hello,nuntha

I have read the first pdf file you have uploaded, however, I find the content is more useful for the beginners who design the cmos analog ic.
Can you present any more thorough and deep materials?
 

I can not download the second file.
 

I think the second document is a very summary of VCO phase noise
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top