Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi erece! I want to build a FHSS system and I got the problem about PN synchronization. Please tell me where do you find this picture? Thanks
And the answer for your question: it is Passive Correlation. The delay block is inserted to ensure the signals add (sum) at the same time (synchronous)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.