Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pipelined ADC calibration

Status
Not open for further replies.
capacitor mismatch digital calibration

To my understanding there are 3 methods to calibrate the residuals!

1. Hardware based methods. So changing something within the pipeline. For instance measuring or calibrating reference or residual voltages.

2. Measuring with a single DAC in front the residual voltages with a binary search. For each bit you have to measure two values. Process is by switching the stage residual-DAC-bit and observing the comparator bit of the next stage.

3. Statistic distribution method which uses uniform distributed testsignals and calculate form noneven distribution the postion of the residuals.

Any other?
 

behavioral modeling pipeline adc calibration

want to design pipeline adc
any ome help me?
 

piplined adc calibration

want to model the calibration of the pipeline adc in simulink,can anyone help me?
thanks very much
 

I think use verilog-a to model adc is good!
 

i need help. does anyone have verilog code for 1.5 bit/stage 8 bit pipeline adc behavioral model ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top