Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Opamp buffer with 400nF output capacitance going unstable?

Status
Not open for further replies.
I also don't see the BJT helping. It's a follower topology so the output becomes [opamp out] - Vbe. It doesn't reduce the loop gain in any helpful way but insteads add more delay/poles.

I don't see how adding in a BJT is easier than a couple passives.
 

are trying to wangle what we have
What do you have? What's the meaning of post #18 in this regard, the BJT buffer has been newly introduced to this thread, apparently it's not on your PCB.

The existing PCB can be e.g. used with mentioned LM7321 as drop-in replacement. It's also expectable that LMC6221 and many other general purpose OPs are stable under certain capacitive load conditions, unfortunately the behavior can't be predicted based on datasheet information.
 

What do you have? What's the meaning of post #18 in this regard, the BJT buffer has been newly introduced to this thread, apparently it's not on your PCB.
Thanks, what we actually have on the pcb is the schem in #18 [but the 2k7 (R5) is actually a 100n capacitor]

...we are currently wangling it to be as the schem in #17 (by not fitting the bjt and using a zero ohm between some of its pads, and not fitting the two 100n caps on the output)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top