Offline flyback SMPS needs conformal coat over via?

cupoftea

Advanced Member level 6
Joined
Jun 13, 2021
Messages
3,059
Helped
62
Reputation
124
Reaction score
139
Trophy points
63
Activity points
15,963
Hi,.
We are hipot testing an offline flyback PCB. The flyback is totally enclosed in
an earthed metal enclosure.
Unfortunately, on the secondary side, there is a via under a connector, and this via is
just 1.2mm away from a bit of the earthed enclosure. As such, this flashes over
and causes hipot fail, since the actual earth must not be connected for the hipot test.

Anyway, i spread some acrylic conformal coat over the via and left it to cure.
But when it had cured, the conformal coat had parted itself away from the via, and so the via
is still exposed, even though i pasted conformal coat right over it. As such, the board still fails flash test.
Do you have any ideas for ways in which i can get the conformal coat to cure and stay
covering the via? The via is just 0.3mm hole and 0.6mm diameter (round). We cant drill the via out as this would expose internal
ground plane and we would then just fail hipot on that.
 

and this via is
just 1.2mm
sounds to me like a design mistake... that violates saftey regulations.

since the actual earth must not be connected for the hipot test.
FOR THE TEST maybe you don´t need to connet it to real EARTH GND .. but the high pot test has to be done against your devices´ earth connection.
I assume your earth wire needst to be connected according to the test setup.

Currently we don´t know what device it is what power supply and voltages you use, the intended use case of your device, the environmental specifications...
Thus ... to get more detaield answers you need to provide a lot more informations.

i spread some acrylic conformal coat over the via
I assume your sprayed coat does not count at all regarding safety regulations. Similarily: solder stop is not considered any protective isolation at all.

***
The first thing to do is to know the exact rules you need to follow
Then you need to do the PCB layout according the rules. Especially the safety distance and creepage distances.
Then you need to do the test.

--> a passed test does not mean the circuit is considered safe ... when you don´t follow the safety regulations (PCB layout) in first place.

This means, even if you pass the test, you might be held responsible for an electric shock, if you did not keep on mandatory minimum distances.

Klaus

Klaus
 
Purpose of conformal coating is to increase CTI (compariative tracking index) of PCB material or to reduce pollution degree (presumed it's applied correctly). It does not act as solid insulation. You can apply massive insulation layer e.g. silicone rubber.
 
The most common solution is a thin layer of film or silicone insulation or both. For UHV mica tape or Kapton Tape ( my choice)

Other types of tape might be possible.

CHoice of PE gnd will affect Hipot and must be used unless it is medical grade or isolated from human touch.
 
Last edited:
So, the top post continued as follows..

We are hipot testing an isolated offline flyback and getting unusual
findings..

So we have an isolated offline flyback in an earthed metal enclosure.
As is well known, when you hipot test from L&N to output, one
must have the earthed enclosure floating (not connected to earth).

Anyway, as discussed in top post, there is a secondary-side via which is just 1.2mm from an earth plate which
comes down and meets the PCB surface. Obviously this flashed over during 4kV
hipot test. (The earthed enclosure acted like a conduit for the clearance to
primary side, since primary side copper is 3mm away from the "earthed" enclosure, so this
via is only effectively 4.2mm away from primary side copper.)

Anyway, I coated over the via with conformal coat, and also taped over the earth plate,
so as to insulate the via. All was well, the flashover was solved.

So then I considered how to modify the 200 other boards which have the same problem..
I decided that I would omit the conformal coating, and just do the taping, so as to save time.
However, this resulted in subsequent hipot failure. I could clearly see the via flashing over to the
earth metal. -But what was strange, was that some connector legs (also secondary side, and maybe 2cm away from the offending via) which are 3mm away from the earth enclosure
also started flashing over aswell. These connector legs do not present a clearance violation, and were not
flashing over during the first flash test where it passed hipot.

So do you believe that when a hipot test instrument causes flashover, then the actual incidence
of flashover, makes the hipot instrument's voltage suffer high voltage spikes, over and above the
level that was set?...….and then this makes other regions of a PCB suffer flashover aswell...even though
they should not be flashing over, as they are not within clearance violation zones.
 

No.

I bet you did not use Kapton tape or equivalent polyamide tape.
 
Thanks, we used yellow transformer tape.....it has been lying about for a while.....dont know what type it is to be truthful...but is the "transformer yellow" color.
I suspect the "gum" on it is slightly conductive, or has become so.
 
Last edited:

If tape is a solution, it must be applied so that the isolation distance is through the tape, not along the interface between PCB and tape, which isn't necessarily hermetically sealed. This can require to apply the tape around PCB edge.

Polyimide (Kapton) tape is transparent yellow-brown to light-brown, not yellow. Neverthelesses insulation tape adhesive should never become conductive.
 
Are you absolutely certain the flashover is between this via and the earthed enclosure?

Usually hipot test is done with the HV applied between protective earth and the mains (primary) side. If the flashover is happening through a secondary-side via, then that current must be passing through a primary-secondary insulator as well.

Or are you actually applying the hipot from secondary to PE?
 
Yellow PET film tape ought to good for 5kV when sealed between conductors without creepage contamination (?) or stretching.

Normally Hipot is done H||L to PE with secondary PE grounded if used. This stresses the low BDV high Z zones with feedthru capacitance even with slow ramped DC 10% higher than peak Vac. I once had a major PSU supplier who transitioned Mfg from SD, Cali. to Mex. and the gaps changed. They tested with secondary floating and passed. I tested with 2ndary PE grounded and failed catastrophically ( until I modified our Hipot probe with added R current limit of 100uA) I disqualified them until they cleaned up their act. (1k/month) with half a dozen failure zones.

If you use an AM radio, you should hear partial discharge PD (like distant lightning) on a quiet channel before any arc if you ramp slow enough with DC. e.g. 500~1kV/s.. The rep rate can vary from 0.01 pps to > 50 Hz until it punches thru any contaminant particle in the otherwise pure insulation. I doubt you will hear this on a clean unit unless flux residue is nearby. This is why air gaps are preferred in any PCB design for isolation.
 
Thanks, the hipot test we do is from primary (L&N) to secondary outputs, because that is meaningful in terms of its how people could get shocked in the actual product.
The whole product, pri and sec, is surrounded by the earthed enclosure, and everywhere , the pri and sec tracking should be 3mm away from the earthed enclosure at least...however, unfortunately, there is one secondary via which is just 1.2mm away from the earthed enclosure wall....and so when the hipot voltage is applied, we get flashover from pri to sec, obviously by way of this via flashing to earth , and then this same earthed enclosure flashing to primary.

During this hipot test, the earthed enclosure just floats, since the regs say it must, because in the installation, it may be forgotten to connect the enclosure to earth...so we have to take that into account. Also, in any installation, the impedance of the actual earth ground (soil) may be very very high (eg a clay or chalk area)
 

Thanks, the hipot test we do is from primary (L&N) to secondary outputs, because that is meaningful in terms of its how people could get shocked in the actual product.
To my knowledge, hipot is done both from Primary to Secondary and Primary to PE (at a lower voltage). I think this depends on the particular standard applied though.
and so when the hipot voltage is applied, we get flashover from pri to sec, obviously by way of this via flashing to earth , and then this same earthed enclosure flashing to primary.
You get flashover between primary, secondary, and PE? That makes no sense.
 
You get flashover between primary, secondary, and PE? That makes no sense.
Thanks, the pri to sec distance is 6mm all over the board...so no flahsover there...but....a sec via is 1.2mm from the earthed enclosure...and also, many pri tracks are just 3mm away from the (same) earthed enclosure........so in these cases, we only actualy have 4.2mm of clearance pri to sec.....which means its flashing over from pri to sec, but via the earthed enclosure.
 

Ok so no flashover directly from primary to secondary.

As for fixing the via flashover issue, it would help to have a picture of the layout there. Depending on that, there may be a couple options:
1. Put a cutout in the board between the via and PE
2. Backdrill the via a bit. That should give the conformal coating something better to adhere to.
 
As is well known, when you hipot test from L&N to output, one
must have the earthed enclosure floating (not connected to earth).
Can you tell which test specification requires/describes this setup?

As far as I understand, secondary to enclosure test voltage doesn't exceed 1500 V, in some cases not more than 500 V. If you get I higher voltage as indirect effect of the primary test, there's probably something wrong with the setup.
 
Can you tell which test specification requires/describes this setup?
Thanks, its because in a real installation, Earth may mistakenly not get connected up...also, in chalk or clay areas, the Earth ground doesnt provide a proper low Z "earth" connection. As such, all test specs , in all the standards, require earth to float during hipot test.
Its just like you have to assume that Line and Neutral may get accidentally switched. All The standards require it.

Also, and here is part of the problem here....

..The two schems show offine flybacks with Y capacitors.
One is obviouly showing the "correct" connection of Y caps for offline flyback. (correct as per EMC)
The other shows an inferior connection.
However, the "Correct" version (during a hipot test) shows a voltage of 4kV RMS from Earthed enclosure to secondary side.
The "Incorrect" version gives only 2kV RMS between secondary side and the earthed enclosure. As such, the "Incorrect" version
needs less clearance between earthed enclosure and secondary side on the PCB. And as such, it appears more favourable,
because it gives the PCB layout more room.

The well known way of reducing the hipot voltage between secondary and earth for the "correct" version is
to add TWO more Y2 caps as follows..(same value as the Mains to Earth Y caps)
One from secondary positive to Earth.
One from Secondary ground to Earth.

But its becoming a bit of a "Y cap christmas tree".

Have you any better solutions?


Y caps done "correctly"...

Y caps done "wrong"
--- Updated ---

Y caps correctly in LTspice

Code:
Version 4
SHEET 1 2216 1616
WIRE -1264 -496 -1488 -496
WIRE -848 -496 -1264 -496
WIRE -656 -496 -848 -496
WIRE -352 -480 -480 -480
WIRE -144 -480 -288 -480
WIRE 128 -480 -144 -480
WIRE -656 -400 -656 -496
WIRE -848 -160 -848 -496
WIRE -768 -160 -848 -160
WIRE -480 -160 -480 -480
WIRE -480 -160 -704 -160
WIRE -2720 -112 -2880 -112
WIRE -2048 -112 -2640 -112
WIRE -1824 -112 -2048 -112
WIRE -1712 -112 -1824 -112
WIRE -1488 -112 -1488 -496
WIRE -1488 -112 -1600 -112
WIRE -1360 -112 -1488 -112
WIRE -848 -64 -848 -160
WIRE -480 -48 -480 -160
WIRE 128 -32 128 -480
WIRE 480 -32 128 -32
WIRE -1600 -16 -1600 -112
WIRE -1360 -16 -1360 -112
WIRE -2048 96 -2048 -112
WIRE -1712 112 -1712 -112
WIRE -1600 112 -1600 48
WIRE -1600 112 -1712 112
WIRE -1824 128 -1824 -112
WIRE -2880 144 -2880 -112
WIRE -2880 144 -3280 144
WIRE -144 144 -144 -480
WIRE -848 176 -848 16
WIRE -752 176 -848 176
WIRE -480 176 -480 32
WIRE -480 176 -688 176
WIRE -1360 192 -1360 48
WIRE -1360 192 -1712 192
WIRE -1264 240 -1264 -496
WIRE -1600 272 -1600 112
WIRE -1360 272 -1360 192
WIRE -1600 416 -1600 336
WIRE -1488 416 -1600 416
WIRE -1360 416 -1360 336
WIRE -1360 416 -1488 416
WIRE -2880 448 -2880 144
WIRE -2704 448 -2880 448
WIRE -1920 448 -2624 448
WIRE -1824 448 -1824 192
WIRE -1824 448 -1920 448
WIRE -1712 448 -1712 192
WIRE -1712 448 -1824 448
WIRE -304 512 -400 512
WIRE -400 576 -400 512
WIRE -304 576 -304 512
WIRE -1920 608 -1920 448
WIRE -1488 704 -1488 416
WIRE -1264 704 -1264 304
WIRE -1264 704 -1488 704
WIRE -1104 704 -1264 704
WIRE -848 704 -848 176
WIRE -848 704 -1104 704
WIRE -656 704 -656 -336
WIRE -480 704 -480 176
WIRE -480 704 -656 704
WIRE -400 704 -400 656
WIRE -400 704 -480 704
WIRE -144 704 -144 208
WIRE -144 704 -400 704
WIRE -32 704 -144 704
WIRE 128 704 128 -32
WIRE 128 704 -32 704
WIRE -3280 720 -3280 144
WIRE -1104 736 -1104 704
WIRE -32 752 -32 704
WIRE -32 752 -272 752
WIRE -2048 944 -2048 160
WIRE -1984 944 -2048 944
WIRE -1920 944 -1920 672
WIRE -1920 944 -1984 944
WIRE -1984 1104 -1984 944
WIRE -3280 1296 -3280 800
WIRE 480 1296 480 -32
WIRE 480 1296 -3280 1296
FLAG -1104 736 0
FLAG -304 576 0
FLAG -272 752 SecGND
SYMBOL voltage -3280 704 R0
WINDOW 123 0 0 Left 2
WINDOW 39 24 124 Left 2
SYMATTR SpiceLine Rser=0.04
SYMATTR InstName V1
SYMATTR Value SINE(0 5656 50)
SYMBOL diode -1584 48 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D2
SYMATTR Value MUR460
SYMBOL diode -1584 336 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D3
SYMATTR Value MUR460
SYMBOL diode -1344 48 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D4
SYMATTR Value MUR460
SYMBOL diode -1344 336 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D5
SYMATTR Value MUR460
SYMBOL res -2624 -128 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R23
SYMATTR Value 1
SYMBOL cap -2064 96 R0
SYMATTR InstName C15
SYMATTR Value 1n5
SYMATTR SpiceLine Rser=0.03
SYMBOL cap -1840 128 R0
SYMATTR InstName C12
SYMATTR Value 100n
SYMATTR SpiceLine Rser=0.01
SYMBOL cap -1280 240 R0
SYMATTR InstName C3
SYMATTR Value 47µ
SYMATTR SpiceLine Rser=0.05
SYMBOL ind2 -864 -80 R0
SYMATTR InstName L1
SYMATTR Value 1.06m
SYMATTR Type ind
SYMATTR SpiceLine Rser=0.1
SYMBOL ind2 -464 48 R180
WINDOW 0 36 80 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName L2
SYMATTR Value 54µ
SYMATTR Type ind
SYMATTR SpiceLine Rser=0.1
SYMBOL diode -352 -464 R270
WINDOW 0 32 32 VTop 2
WINDOW 3 0 32 VBottom 2
SYMATTR InstName D1
SYMATTR Value VS-E5TH1506
SYMBOL cap -160 144 R0
SYMATTR InstName C1
SYMATTR Value 1m
SYMATTR SpiceLine Rser=0.1
SYMBOL res -416 560 R0
SYMATTR InstName R1
SYMATTR Value 100e9
SYMBOL cap -688 160 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C4
SYMATTR Value 10p
SYMATTR SpiceLine Rser=0.01
SYMBOL cap -704 -176 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C5
SYMATTR Value 10p
SYMATTR SpiceLine Rser=0.01
SYMBOL cap -1936 608 R0
SYMATTR InstName C9
SYMATTR Value 1n5
SYMATTR SpiceLine Rser=0.03
SYMBOL res -2608 432 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 1
SYMBOL cap -672 -400 R0
SYMATTR InstName C2
SYMATTR Value 1n
SYMATTR SpiceLine Rser=0.03
TEXT -1104 1240 Left 2 !.tran 0 2 0 startup
TEXT -2880 -144 Left 4 ;Line
TEXT -2880 480 Left 4 ;Neutral
TEXT -2272 992 Left 4 ;Earth (chassis)
TEXT -1000 -296 Left 4 ;Flyback\nTransformer
TEXT -1192 576 Left 4 ;Primary\nside
TEXT -112 568 Left 4 ;Secondary\nside
TEXT -456 -200 Left 5 !K L1 L2 1
TEXT -2304 88 Left 4 ;Y2 capacitor
TEXT -1904 568 Left 4 ;Y2 capacitor
TEXT -3576 752 Left 5 ;Hipot\nTester\n4kV RMS
TEXT -768 -88 Left 3 ;Stray
TEXT -760 248 Left 3 ;Stray
TEXT -728 -432 Left 4 ;Y1 Capacitor
TEXT -1816 -688 Left 6 ;Isolated offline flyback
TEXT -760 1056 Left 6 ;Earthed Enclosure
LINE Normal -1712 1152 -1712 1104 2
LINE Normal -1808 1152 -1712 1152 2
LINE Normal -1616 1152 -1808 1152 2
LINE Normal -1616 1152 -1616 1152 2
LINE Normal -1808 1184 -1792 1152 2
LINE Normal -1776 1184 -1760 1152 2
LINE Normal -1744 1184 -1728 1152 2
LINE Normal -1712 1184 -1696 1152 2
LINE Normal -1680 1184 -1664 1152 2
LINE Normal -1648 1184 -1632 1152 2
RECTANGLE Normal 208 1104 -2944 -640 2



Y caps wrong in LTspice
Code:
Version 4
SHEET 1 2216 1616
WIRE -1264 -496 -1488 -496
WIRE -848 -496 -1264 -496
WIRE -352 -480 -480 -480
WIRE -144 -480 -288 -480
WIRE 128 -480 -144 -480
WIRE -848 -160 -848 -496
WIRE -768 -160 -848 -160
WIRE -480 -160 -480 -480
WIRE -480 -160 -704 -160
WIRE -2720 -112 -2880 -112
WIRE -1824 -112 -2640 -112
WIRE -1712 -112 -1824 -112
WIRE -1488 -112 -1488 -496
WIRE -1488 -112 -1600 -112
WIRE -1360 -112 -1488 -112
WIRE -848 -64 -848 -160
WIRE -480 -48 -480 -160
WIRE 128 -32 128 -480
WIRE 480 -32 128 -32
WIRE -1600 -16 -1600 -112
WIRE -1360 -16 -1360 -112
WIRE -1712 112 -1712 -112
WIRE -1600 112 -1600 48
WIRE -1600 112 -1712 112
WIRE -1824 128 -1824 -112
WIRE -2880 144 -2880 -112
WIRE -2880 144 -3280 144
WIRE -144 144 -144 -480
WIRE -848 176 -848 16
WIRE -752 176 -848 176
WIRE -480 176 -480 32
WIRE -480 176 -688 176
WIRE -1360 192 -1360 48
WIRE -1360 192 -1712 192
WIRE -1264 240 -1264 -496
WIRE -1600 272 -1600 112
WIRE -1360 272 -1360 192
WIRE -1600 416 -1600 336
WIRE -1488 416 -1600 416
WIRE -1360 416 -1360 336
WIRE -1360 416 -1488 416
WIRE -2880 448 -2880 144
WIRE -2704 448 -2880 448
WIRE -1824 448 -1824 192
WIRE -1824 448 -2624 448
WIRE -1712 448 -1712 192
WIRE -1712 448 -1824 448
WIRE -304 512 -400 512
WIRE -400 576 -400 512
WIRE -304 576 -304 512
WIRE -1488 704 -1488 416
WIRE -1264 704 -1264 304
WIRE -1264 704 -1488 704
WIRE -1232 704 -1264 704
WIRE -1104 704 -1232 704
WIRE -848 704 -848 176
WIRE -848 704 -1104 704
WIRE -480 704 -480 176
WIRE -480 704 -640 704
WIRE -400 704 -400 656
WIRE -400 704 -480 704
WIRE -144 704 -144 208
WIRE -144 704 -400 704
WIRE -32 704 -144 704
WIRE 128 704 128 -32
WIRE 128 704 -32 704
WIRE -3280 720 -3280 144
WIRE -1104 736 -1104 704
WIRE -32 752 -32 704
WIRE -32 752 -272 752
WIRE -640 864 -640 704
WIRE -1232 880 -1232 704
WIRE -1232 1008 -1232 944
WIRE -928 1008 -1232 1008
WIRE -640 1008 -640 928
WIRE -640 1008 -928 1008
WIRE -928 1104 -928 1008
WIRE -3280 1296 -3280 800
WIRE 480 1296 480 -32
WIRE 480 1296 -3280 1296
FLAG -1104 736 0
FLAG -304 576 0
FLAG -272 752 SecGND
SYMBOL voltage -3280 704 R0
WINDOW 123 0 0 Left 2
WINDOW 39 24 124 Left 2
SYMATTR SpiceLine Rser=0.04
SYMATTR InstName V1
SYMATTR Value SINE(0 5656 50)
SYMBOL diode -1584 48 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D2
SYMATTR Value MUR460
SYMBOL diode -1584 336 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D3
SYMATTR Value MUR460
SYMBOL diode -1344 48 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D4
SYMATTR Value MUR460
SYMBOL diode -1344 336 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D5
SYMATTR Value MUR460
SYMBOL res -2624 -128 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R23
SYMATTR Value 1
SYMBOL cap -1248 880 R0
SYMATTR InstName C15
SYMATTR Value 1n5
SYMATTR SpiceLine Rser=0.03
SYMBOL cap -1840 128 R0
SYMATTR InstName C12
SYMATTR Value 100n
SYMATTR SpiceLine Rser=0.01
SYMBOL cap -1280 240 R0
SYMATTR InstName C3
SYMATTR Value 47µ
SYMATTR SpiceLine Rser=0.05
SYMBOL ind2 -864 -80 R0
SYMATTR InstName L1
SYMATTR Value 1.06m
SYMATTR Type ind
SYMATTR SpiceLine Rser=0.1
SYMBOL ind2 -464 48 R180
WINDOW 0 36 80 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName L2
SYMATTR Value 54µ
SYMATTR Type ind
SYMATTR SpiceLine Rser=0.1
SYMBOL diode -352 -464 R270
WINDOW 0 32 32 VTop 2
WINDOW 3 0 32 VBottom 2
SYMATTR InstName D1
SYMATTR Value VS-E5TH1506
SYMBOL cap -160 144 R0
SYMATTR InstName C1
SYMATTR Value 1m
SYMATTR SpiceLine Rser=0.1
SYMBOL res -416 560 R0
SYMATTR InstName R1
SYMATTR Value 100e9
SYMBOL cap -688 160 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C4
SYMATTR Value 10p
SYMATTR SpiceLine Rser=0.01
SYMBOL cap -704 -176 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C5
SYMATTR Value 10p
SYMATTR SpiceLine Rser=0.01
SYMBOL cap -656 864 R0
SYMATTR InstName C9
SYMATTR Value 1n5
SYMATTR SpiceLine Rser=0.03
SYMBOL res -2608 432 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 1
TEXT -1192 1368 Left 2 !.tran 0 2 0 startup
TEXT -2880 -144 Left 4 ;Line
TEXT -2880 480 Left 4 ;Neutral
TEXT -1048 976 Left 4 ;Earth (chassis)
TEXT -1000 -296 Left 4 ;Flyback\nTransformer
TEXT -1192 576 Left 4 ;Primary\nside
TEXT -112 568 Left 4 ;Secondary\nside
TEXT -456 -200 Left 5 !K L1 L2 1
TEXT -1488 872 Left 4 ;Y2 capacitor
TEXT -624 824 Left 4 ;Y2 capacitor
TEXT -3576 752 Left 5 ;Hipot\nTester\n4kV RMS
TEXT -768 -88 Left 3 ;Stray
TEXT -760 248 Left 3 ;Stray
TEXT -1816 -688 Left 6 ;Isolated offline flyback
TEXT -480 1056 Left 6 ;Earthed Enclosure
LINE Normal -1712 1152 -1712 1104 2
LINE Normal -1808 1152 -1712 1152 2
LINE Normal -1616 1152 -1808 1152 2
LINE Normal -1616 1152 -1616 1152 2
LINE Normal -1808 1184 -1792 1152 2
LINE Normal -1776 1184 -1760 1152 2
LINE Normal -1744 1184 -1728 1152 2
LINE Normal -1712 1184 -1696 1152 2
LINE Normal -1680 1184 -1664 1152 2
LINE Normal -1648 1184 -1632 1152 2
RECTANGLE Normal 208 1104 -2944 -640 2
 
Last edited:

Here again the LTspice's but in zipped format
--- Updated ---

Also, We all know that if you only have room for one Y cap on the pri side, then it cannot go in line or neutral.....since that would give an unbalanced common mode filter....so it must go to post rect pos or neg.
As we all know, if only one pri side y cap is used, and is taken to neutral (ie neutral to earth) , then the common mode emissions would be worse than if no pri side y cap at all.
 

Attachments

  • y caps wrong_.zip
    1.5 KB · Views: 20
  • y caps correct_.zip
    1.6 KB · Views: 18

Please may i ask this related qu on Y caps....

Hi, we have 2 Y caps in our offline isolated SMPS with earthed enclosure, both 1n5,
but one is Y1 (DK1E3EA102M86HAH01, 8th page) and the other is Y2 (DE2E3KY152, 42nd page)

Y caps

We need them to be the same capacitance right up to 5600V, since we are 4kV flash testing, and of course,
they form a capacitive divider centred on the earthed enclosure, so we need to know they are same capacitance
whatever the voltage. But the datasheet doesn't say. Do you know?
 

I see things differently.

A floating enclosure will be a capacitive divider between the mismatched Y caps which could easily be 10% or more unless a human is touching between enclosure and PE ground, So add 1n to 10nF at any human contact point and measure current in each C added. But don't use an unrealistic 2s 50 Hz burst of 4kVac, use a realistic 1us pulse with a 1 us risetime, falltime can be 10us. Then plot it for 10 to 100 us.

(I do not recognize your test methods.)

If you don't like the results add a Schaffner Balun to the input.

Don't assume the impulse gen has a perfect ground add 100m of ground wire to it or 100 uH or more then measure secondary ground and all the human currents.
See any spikes over 25 mA? over 1A? ouch.
 

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…