Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. hard decision viterbi decoder ----- input is (1/0) here we use hamming distance for metric calculation.
2. soft decision viterbi decoder ------- input is soft decision ie 2 or 3 or ........9 . it depends on the demapper which is before your viterbi decoder block. and the out put is hard ie (1/0) .
3. soft output viterbi decoder ............ here you will get input as soft data and output also soft.
i had implemented hard and soft decision viterbi decoder in verilog sucessfully for constraint length 1/2,1/3.... for ASIC .
I need your help. I need viterbi algorithm in c++ with realize algorithm of Trellis code decoding . if somebody have or found this algorithm i will be happy . I am from poland and I dont know good english .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.