Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Makefile for FPGA poject-Vivado

Status
Not open for further replies.

dipk11

Junior Member level 2
Joined
Jul 27, 2017
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
245
Hi I am new to creating makefile.
I have written the following commands in a makefile but they do not seem to execute when i type make in my terminal.
However, if i type the command seperately in the terminal, it works.

The makefile contents are as follows. I am trying to open a vivado project in this tcl file.

vivado_open:
$(info Hello Make)
bsub -Is -q i_soc_rh7 -R "rusage[mem=49152]" vivado -nolog -mode batch -source vivado.tcl

The tcl file also runs properly if executed seperately.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top