I am a beginer on verilog-A. I want to write some behavior model for analog modules, such as sample/hold A/D D/A etc. Plz suggest me some good reference.
The easiest way I found is to create simple system and then create block in VA.
Big help (to me) are the verilog models provided by cadence. I usualy take those , disect them and make my own stuff.
I think case study is helpful , I once saw a case study provided by cadence named "Top Down Modeling and Test Bench Development Verification Case Study: Pipeline ADC" ,it is quite good