Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is there any rule for setting W and L in CMOS analog design?

Status
Not open for further replies.
X

xz781122

Member level 1
Member level 1
Joined
Nov 19, 2004
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
284
about fabrication

who can help me?when I design a cmos analog circuit,I often change the parameter W and L of cmos.Is there any rule of seting W and L?I am afraid maybe the value of W and L I set cannot realize in fabrication.
 

Re: about fabrication

yes, there is DRC rules , u can read the manual provided by the fab house. usually there are Max , Min and Step value of W and L in the manual.

regards,
smart
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top