Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is the following shift operation synthesizable

Thread starter shaiko
Start date Dec 7, 2012

Status: Not open for further replies.

Dec 9, 2012

#21

S

shaiko

Advanced Member level 5

Advanced Member level 5

Thanks!
That's very helpful.

Status: Not open for further replies.

Similar threads

E
Is there anything that converts verilog to resistor, capacitor level design?
- Started by electronicslab
- Oct 27, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
C
Seeking Help with VHDL Timing Issue in Arithmetic Operation
- Started by chandra1502
- Aug 29, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
I
1st order sigma delta output is wrong verilog Cadence
- Started by InvokeMeWell
- Nov 10, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
R
[Moved]Verilog issue with output even though condition is met(dice game)
- Started by ralph_verilog
- Oct 21, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top