Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Input and output delays for a fully combinational path

Newbie level 1
Joined
Dec 5, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
13
Hello,

I am working on a design that consists of fully combinational paths. I have applied timing constraints using the set_max_delay -from x -to y command.

However, I am uncertain whether I also need to specify input and output delays. Since these paths are fully combinational paths and the tool reports that the paths are fully constrained, I have not added any input or output delay constraints. I believe that the set_max_delay constraints alone should suffice in this case.

Could someone confirm if this approach is correct, or if input and output delay constraints are necessary for such designs?
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top