How to improve the bandgap's high frequency PSRR?

[snafflekid]

Can someone explain how this is zero TC? I get VBG= Vt ln 7 + Vbe

Should be Vt ln 7 + Vbe*R2/R1

Vt ln(7) is PTAT and Vbe is CTAT isnt it. So adding them should give you zero TC at some current value. Of course one needs to tweak a bit to get the exact value as in any design.

I see. All the resistors were set to 1k.

 

[saro_k_82]

That is exactly why I said dont read the device sizes., it is just an architecture diagram.

 

[afujian]

useful thread

 

[dick_freebird]

HFPSRR is primarily about controlling the pass-FET's gate.
It needs to be stiffly coupled to the high side rail or you
will get direct multiplication of power supply noise. At low
power / low current in the gate driver circuit, you lose the
shunting impedance to stand that off, and you probably
also have capacitances to ground in the high-side current
mirror / level shifter legs that inject supply noise. This
latter, you might comp by properly sized explicit capacitors
to VIN or GND at strategic points. Using Miller comp across
the output FET can also help kill the gate-node sensitivity
locally.