Continue to Site

How to avoid the Dead-Zone in PFD of PLL

Status
Not open for further replies.

schwang1970

Member level 2
Member level 2
Joined
Mar 11, 2005
Messages
48
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,639
pfd dead zone

Hi All
Did anyone can tell me how to avoid the dead-zone problem in PLL design?and can
supply some material about this topic?
Thank you a lot !
 

dead zone pll

Discussed in very detail!
 

schwang1970 said:
Hi All
Did anyone can tell me how to avoid the dead-zone problem in PLL design?and can
supply some material about this topic?
Thank you a lot !

use a delay to generate a narrow pluse.

Please refer the Design of Analog CMOS Integrated Circuits of Razavi
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top