Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help me connect 25MHz clock to FPGA and then get 400Hz clock

Thread starter superhet
Start date Jun 21, 2005

Status: Not open for further replies.

Jun 25, 2005

#21

U

umairned

Junior Member level 1

Junior Member level 1

Re: clock problem

Try using a clock dividing algorithm in ur program.

Or u can use an external clk as well.

Status: Not open for further replies.

Similar threads

Clock through fpga or not
- Started by neanton28
- Aug 16, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
M
[SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL
- Started by metamisers
- Aug 2, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
FPGA details
- Started by Luosi
- Sep 10, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
G
can we design FPGA?
- Started by gary36
- Oct 29, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
A
[SOLVED] How to test FPGA before soldering it?
- Started by aminpix
- Jul 19, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top