Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Driving an VGA screen with arbitrary timing

Status
Not open for further replies.
So when VSYNC asserts, HSYNC should also assert ?
Yes, it should if both horizontal and vertical are divided down from the same master dot clock frequency. There will be one particular clock edge that ripples through both counters sending both H and V high together, almost simultaneously.
 
  • Like
Reactions: shaiko

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top