Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] division in FPGA using verilog

Status
Not open for further replies.
HI ALL...
is it possible to do division using 2's complement form. if the number is negative,,is it possible to convert it into 2' complement and perform division. what i have done is reserve the MSB for sign bit and perform as unsigned number . so it is simple but if i need to input these valuse to any circuits then it will be a problem
thanks & regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top