Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Derived mask in CMOS process.....

Status
Not open for further replies.

kevin Park

Newbie level 6
Newbie level 6
Joined
Sep 30, 2005
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,372
There is a question about layout. I am designing SRAM in 0.18 CMOS process.
Someone told me that there is a technique - drived mask - and it's possible to make nmos using only "ndiff" and poly except "n-implant".
Is it right? If so, what's the method?
 

why not contact the foundry?
 

Typically derived layers are used for device recognition or extraction. The logical AND of ndiff and poly define a NMOS. If you browse a extraction rule deck you will find typically more derived layers than orginal GDS layers. Some of the derived layers are used also for display in analog extracted view in Cadence or to monitor device extraction for other tools which could show GDS.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top