CPU @ RTL Design - Verilog (with complete documentation)

Status
Not open for further replies.
simple processor + verilog project

Hi guoshaojun, if you are referring to the RAR files in the first message, then you can click the "Free Mirror" links to download the files without using any points.
 
kcpsm3.v


Not exactly mistake but i think you have forgoten some important point. Allow me to fulfill your datasheet as much as i can plz, firstly we should also mention about the Interupt, for example with the simple processor like 85 we can have non-maskable interupt like TRAP ( we can define in VHDL as the infinite loop without EXIT instruction ) and obviously the maskable interupt infinite loop with conditional exit instruction, the interupt priority also should be considered.
Secondly you havent mentioned about the flag register, so that we can have the conditional jump instruction. With flag register will be tie with Acc... etc..
The concept of making a CPU or MPU is simply the concept of user defined data types, with each every instruction we enter ( can be done by define : type instruction is ) it will automatically do one or a group of predefine procedures.
But anyway, your concept is correct and from it we can make a simple CPU.

However, i have a question that i havent satisfied with my own answer till now. We know that with a MPU ( micro processor ) we consider 2 types of instruction : 1st 1 byte instruction such like in 8085 we have MOV A,B and the schedule clock cycle for it is 4. And 2 Byte instruction like MVI A,#data with 7 clock cycle. My question is : Why with the ins MVI A,#data the scheduled clk cycle is not 8 as the multiple of 4 ? Because the required opcode for MVI and MOV are both 1 byte, as the ip data.
Can any SYNOPSYS Tools like Design Compiler or Prime Time solve this problem ? If yes somebody plz explain me in detail ? Thanks in advance.
 
1 byte shift register verilog


Hi, i simulated the codes using QII 7.1. It doesn't cause any problem to me. The documentation included the codes for each module. I design the simple CPU through hierarchical technique. Maybe you can try to pick some modules and give a test, chek whether it is same like mine.

Added after 3 minutes:



Hi,
I guess my design is just an introduciton to CPU design, speficically for beginner. Not as complex as the 85. SO, it only have the most fundamental operation only. I can say that it has the simply ISA (Instruction Set Architechture). Anywhere, thank for your comment.
 

simple processor design using verilog

i not having enough points to download
please mail me:ashok_rudra@yahoo.com
 

what is cpu rtl

please click on the free mirror to download, no points is needed
 

Lattice distributes free MICO8 and MICO32 RISC cores with verilog source code...

Does it still hold true? I have searched Lattice website for Mico32 sources and i didn't found it. What they have is LatticeMico32 System which is integrated with their ispLever/Diamond software.

Does anyone have experience porting Mico32 to non-lattice parts?

Is LatticeMico32 System generating vhdl/verilog output, which is acceptable for other vendor synthesis tools?
 

hello
i dont understand about operation on processor 8bit, can you talk detail, example you can explain ADDR processor operation
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…