Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Comparator

Status
Not open for further replies.
K

kvk1806

Newbie level 4
Joined
Sep 18, 2014
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
hello,
I want to design a double tail comparator to reduce offset for better speed and resolution of ADC's and also i am interested in reducing kickback noise for that so can any one tell me about latest techniques to reduce kickback noise.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top