cmos 2 stage opamp designing in cadence

Status
Not open for further replies.
S

shitu_khairnar

Newbie level 4
Joined
Oct 13, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,310
I want to design CMOS 2 Stage OPAMP in cadence in 0.18 µm. plz give me an example of it. can anybody help me?
 

The file attached is one of the best sources of information for two stage op-amps.
I used it in a student project of mine. It worked vary well.

Enjoy!
 

Attachments

  • tutorial - two stage.pdf
    1.5 MB · Views: 339
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…