Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clocking Blocks in System Verilog

Status
Not open for further replies.
B

balaji2birla@gmail.com

Newbie level 2
Joined
Dec 8, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
11
Clocking Blocks are used to Synchronize signals to Active edge of Clock. and helps to achive timing synchronization between DUT and Testbench.
Q) Other than this is there any main usage of Clocking Blocks ? if there please specify?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top