[SOLVED] Charge sharing in dynamic CMOS design

Status
Not open for further replies.

iVenky

Advanced Member level 2
Joined
Jul 11, 2011
Messages
584
Helped
37
Reputation
76
Reaction score
35
Trophy points
1,318
Location
College Station, Texas
Activity points
6,124
I am reading "Digital Integrated Circuits" by Jan Rabaey.

I have a doubt in Charge sharing in digital CMOS design. Here's the image



In here the output is initially charged to Vdd.

Now B=0 and A makes a transition from 0 to 1. X is intially at 0.

Here's my doubt.

The author says if the change in the output less than Vtn then the final voltage at X is Vdd - Vtn and if the change in the output is greater than Vtn then the Vout and Vx reach the same value.

How do you say that?

Thanks in advance.

---------- Post added at 17:44 ---------- Previous post was at 17:37 ----------

I got it.

In the first case the device cuts off once it is reached
In the second case the voltage at the drain and source becomes equal and hence there is no current flow after that.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…