arpan_sen
Newbie level 6
- Joined
- Jan 21, 2004
- Messages
- 14
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 92
I think the book by Samir Palnitkar is a very good one for begineers
in verilog. For VHDL, you may want a hand at Jairam Bhaskar's book.
Also check out the book on Logic Synthesis in Verilog by Bhasker.
in verilog. For VHDL, you may want a hand at Jairam Bhaskar's book.
Also check out the book on Logic Synthesis in Verilog by Bhasker.