analog integrator design

Status
Not open for further replies.

eng_ema

Newbie level 6
Joined
Dec 19, 2010
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
egypt
Visit site
Activity points
1,371
Hello Everyone,

i need to design an RC integrator (without OpAmp) to work as an accumulator, its input is pulses so its output will be triangle wave its rise and fall depending on input

i want to ask:
- what is the parameter that the slop of the output depending on, beside the R and C?
- is the rise slop equal fall slop?

Thanks in advance
 

Reactions: eng_ema

    eng_ema

    Points: 2
    Helpful Answer Positive Rating
A squarewave into a series resistor with a capacitor to ground on the output loaded with a very high impedance is a simple single-order lowpass filter. It reduces the levels of the harmonics of the squarewave.
 
Reactions: eng_ema

    eng_ema

    Points: 2
    Helpful Answer Positive Rating
The only way to get a reasonably linear triangle wave with a RC integrator is to have a long RC time-constant so that the output voltage is much less than the amplitude of the input square-wave. That way you only see the first part of the exponential rise and fall of the RC integrator. The more linear looking you need the triangle to appear, the longer the RC time-constant needs to be.

What is the duty-cycle of the pulse input?
 
Reactions: eng_ema

    eng_ema

    Points: 2
    Helpful Answer Positive Rating

actually i increased the time constant so the output is more linear, because the slop is decreased

- - - Updated - - -

Audioguru said:
A squarewave into a series resistor with a capacitor to ground on the output loaded with a very high impedance is a simple single-order lowpass filter. It reduces the levels of the harmonics of the squarewave.
Click to expand...

but what parameters cotrolling the rise and fall slop of the output

- - - Updated - - -


the duty cycle of the input= 40u
i already increased the time constant, but the problem is that the rise slop changes slightly in each clk while the R and C are constant
So what causes this Slight changes
 

1. Show your circuit
2. Show the actual waveforms (at least sketched) to clarify where's the problem
 

If input voltage stream is a clock signal, you may design a current/charge pump to charge/discharge a high quality capacitor by a constant current so you can obtain a triangular waveform depending on input signal. ( see PLL Charge Pumps for inspiration )
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…