Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

analog ckt design process

Status
Not open for further replies.

darkk

Member level 3
Member level 3
Joined
Dec 9, 2005
Messages
58
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,789
I think that somehow desing process of analog ckts is similar to that of software. The schematic is sortof seen as the code. Below I take an example of design w/ Cadence.

If I design a big ckt, first I divide the whole one into a few seperate blocks.

Second, I begin to work on each individual block, I use design parameter to take place of the real device parameter (width, length, ...) to save some efforts. After some simulation routine (sweep, plot, ...), the individual block is verified and then I save the "design state" in ADE of Cadence. Then I establish symbol for this block.

Third, After I finish the design for all of the inidividual blocks, I will hook up these blocks/symbols together. So it comes to the simulation/verification of whole systems.

If the big ckt is not that much, I'm OK with my design process. Otherwise, I might have to handle with tens of design parameters as coming to the step of systems simulation, since I save the design state/parameters for each block. Sometimes, It's really messed up. I wonder if I should change my methdology about the process. So could you smarties share your golden methodology with me here? I really appreciate it! Thx.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top