Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

analog circuit - what is phasemargin and gainmargin?

Status
Not open for further replies.

electim2004

Member level 1
Member level 1
Joined
Apr 17, 2005
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,493
analog circuit

what is phasemargin?gainmargin?
 

Re: analog circuit

phase margin =180+phase(at which frequency the magnitude of feedback loopgain becomes 1)
gain margin=1-gain(at which frequency the phase of feedback loop gain becomes -180)
these two item are used to judge a system that whether it is stable and how a tent to which the system's stablity comes to.
 

Re: analog circuit

Dear electim2004:
You can read the following paper.
I hope that helps
 

analog circuit

You also can get the "MOS_op-amp_design.pdf" at
hxxp://engr.smu.edu/ee/7321/MOS_op-amp_design.pdf
 

analog circuit

hi!

The gain margin is defined as the change in open loop gain required to make the system unstable. Systems with greater gain margins can withstand greater changes in system parameters before becoming unstable in closed loop.
The phase margin is defined as the change in open loop phase shift required to make a closed loop system unstable.
i will also send a link with this reply. gives a very good idea
**broken link removed**
 

analog circuit

thank you
who can tell me how simulate phasemargin? and gainmargin?
 

Re: analog circuit

bkat said:
thank you
who can tell me how simulate phasemargin? and gainmargin?

in Hspice for example, add an ac source in your amp input, and write an input file as follow:

.option probe
.temp 0
Vsupply VDD 0 3.3v
Vgnd gnd 0 0
Ibias ibias gnd 5u
vpi pi 0 1.65
Cl out 0 300f
.op
.ac DEC 10 1 500Meg
.probe ac vp(out) vdb(out) v(out)
.print ac vp(out) vdb(out) v(out)

.measure ac gain_Margin find vdb(out) when vp(out)=0
.measure ac phase_Margin find vp(out) when vdb(out)=0
 

analog circuit

Dear jake:
Can you explain the real meaning about phasemargin?
Why the phasemargin must be 45~60?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top