Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I designed a 6T SRAM cell by referring to CMOS Digital IC Analysis and Design by Kang and Leblebici. Digital Integrated Ckts by Jan Rabaey might also be useful. Chk out the attached material. Might be of use.
Madhav
you can use a minimum sized 6T cell (8T for dual port) in a lot of cases if your speed constraints are not so tigth (say up to 200Mhz),though you will of course need to simualte to check that the cell contents will not flick over once you have done an operation.
Your parasitic caps of the data lines will also be critical and you will to take this into account at the schematic stage.
Expect read/write cycle times to increase dramacitcally once you simulate the extracted layout ... eg I designed once for Tread=6ns and ended up with 10-11ns once the layout was simulated ...
might sound a bit off topic here, but in case of a student project, can I just do simulations for one sram layout extracted cell and then extrapolate the rsults for an array. If no, what greater design experience would I get or problems would I face in the entire array.
Added after 1 minutes:
please tolerate once more, I am not much aware of how edaboard works
Please be informed that,
you may design SRAM with 6T by refering any reference book, but testing/simulation for write/read/idle cycle of SRAM is not that easy as we expected, for that you are required additional circuits to be attached together with 6T SRAM. Those additional circuits are precharge circuit (4T),sense amplifier (4T), and equalizer(1T) and 2 chargeing capacitors.
1. what might those caps be for?
2. as a prelim design , do i really need the sense amp?
3. shudnt the sense amp design be based on the swing available from the cell?
I have the same feeling. The fundermental knowledge of SRAM is not difficult, but design is not as easy as expected. Especially the timing at submicron process.
i m also interested in desiging multiport SRAM cell can you give me your work till now what tools you r using for layout entry ,LVS ,DRC and power estimation.
Hey everybody....i found all of ur post quite helpful n wish to share my problem...i have a project on SRAM 6t cell...i have to calculate biitline measurements and for that I have to calculate BL curent...i tried but m unable to...
So...is this additon of sensing amplifier and capacitors etc is really neceassary in wat m doing bcz i hv nt yet aded them...pls help...m new to hspice n m trying to learn it...
Plsss help!:-(
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
