ahmed edris
Newbie level 2
I am working on a design of TEG (thermo electric generator) using cmos process. layout is conducted using cadence but the design needs so called post cmos process etching to create cavity in the substrate. how this information can be delivered to the fab as it would not be included in GDS file.