Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Need Verilog 4:1 mux testbench
Hi,
I am trying to design 2 stage 16 bit pipelined adder using 8 bit adder and i have worked very very hard on this and I sat down and finally wrote the code.
-----------------------------------------------
module pipelineadder(input[15:0]a,b...
Hi,
I am trying to write verilog code for 4:1 mux using rtl but I am finding difficulty in the test bench code. please correct me
The code goes as follows
module multiplexer(a,b,c,d,s,out);
input a,b,c,d;
input[1:0]s;
output y;
reg y;
always@(a or b...
Hi VGoodtimes...Thanks a lot for your reply
This is what I have done so far....I am new to this but I am still trying...If possible please help...
module sixteen_adder(
output co,
output [15:0] s,
input [15:0] a,b,
input cin);
wire [1:0] carry, p, g;
wire pa, ge...
Hi,
Design a two stage pipeline 16 bits adder with verilog code, assume you can use
the 8 bit adder macro module .The input and output signals are defined as:
input [15:0] a, b;
input clk, cin, rst;
(rst is asynchronous reset signal, only reset at neg
ative edge)
output [16:0] sum...
Hi,
Design a two stage pipeline 16 bits adder with verilog code, assume you can use
the 8 bit adder macro module .The input and output signals are defined as:
input [15:0] a, b;
input clk, cin, rst;
(rst is asynchronous reset signal, only reset at neg
ative edge)
output [16:0] sum;
output...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
