Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Karandeep

  1. Karandeep

    Understanding Memory Architecture

    Hello xtcs. Honestly , one of my friend applying for System C modelling job has found in job description "UNDERSTANDING OF MEMORY ARCHITECTURE" . We have gone through the various ideas , but nothing concrete was found on the same. There are various concepts available , so wondering what the...
  2. Karandeep

    Understanding Memory Architecture

    So if one has to understand the memory architecture , he has to go through prons and cons of RAM / ROM/ Flash etc ...?????? By the word architecture i understand the style or design of memory. So considering the VLSI frontend what does one explore for it ?????
  3. Karandeep

    Understanding Memory Architecture

    Memory Architecture : What comes under it ??? Does it discusses the structural analysis of RAM, ROM etc?? Or does it comes with the memory space distribution like continuous - discontinuous memory organisation?? or anything else??? Considering it from modelling point of view or vlsi...
  4. Karandeep

    [SOLVED] Things to focus in Perl !!!

    Focus on the concepts such as: 1. Pattern Matching, 2. Loops 3. String identification and extraction. Almost these are the major players for backend Perl support.
  5. Karandeep

    Virtual prototyping for SOC modelling flow (System-C)

    Hello All, Please help me by defining the Virtual prototyping for SOC modelling flow. Suppose I have a thought to develop a new SOC lets say any Bluetooth IP, Going through the protocol specification, one can understand the requirements for the same now how to model it at higher abstraction...
  6. Karandeep

    Design of CMOS OP-AMP at 135nm Technology

    as per my knowledge , analog and digital circuits are quite different with respect to scaling. consider MOSFET scaling, put the technological dependent parametric values and extract the aspect ratios for particular configuration. Find at...
  7. Karandeep

    Sysnthesis of Constants in VHDL

    I have synthesized the design with XILINX ISE and the constants became LUK-UP-TABLES...........
  8. Karandeep

    Design of CMOS OP-AMP at 135nm Technology

    If you want to simulate the op-amp circuit for any nm technology , you have to calculate the aspect ratios as per design inter relationship. for general two stage CMOS op-amp with an p-channel input pair: the slew rate is given by SR= dvo/dt SR = ICc(max) / Cc SR=...
  9. Karandeep

    ROM vs "Combination lookup table"

    Q1: What is the difference between both the LUT ? What kind of layers are being discussed here ? Can anyone please elaborate. Q2: Please also let me know the fact that the CONSTANTS we declare and use in the RTL design are ROM LUT or Combinational LUT ? Please enlighten
  10. Karandeep

    Sysnthesis of Constants in VHDL

    I have gone through the code and found that the constants are used instead of ROM. Q1. This again arises a question in my mind that from RTL designer point of view , the designer is only concerned with the use of constants, rest depends upon the complier that how it could be synthesized ??? It...
  11. Karandeep

    Sysnthesis of Constants in VHDL

    Hello FvM, Thanks a lot . Now I am trying to get the point . I would like to know for instance of SHA, the values for default Kt and H(i)(default hash values) should be taken as constant or stored in ROM(specific to SHA). Another question , what would be the deciding factor for choice between...
  12. Karandeep

    Sysnthesis of Constants in VHDL

    Hello FvM, Thanks for your replies, but I need some more detailed answer , for that sure, I have to elaborate my question. Actually I am going to implement an algroithm SHA which is for cyrpotogrphy. Now thw alogrithm needs some constant values (64+8=72), so i was thinking that if i need to...
  13. Karandeep

    Sysnthesis of Constants in VHDL

    Hello yx.yang, how this is structure is different from structure of ROM?. ROM is also a net connected to VDD-VSS, this nets connection would them be called "A ROM without address directly connected to the hardware without read/write ... nad others signals. It would be a ROM with only data lines...
  14. Karandeep

    Sysnthesis of Constants in VHDL

    Hello Everyone, I want to know the what is the circuit equivalent of CONSTANTS in VHDL. While designing in frontend we always have in our mind how the code would be synthesized , what part of the code would corresponds to FF, what to LATCH, what to gate nad so on. But I cant understand what...
  15. Karandeep

    Calculate the Slew Rate & Power Consumption for OP-AMP

    Re: Calculate the Slew Rate & Power Consumption for OP-AMP Thanks erikl . It really helped me a lot . I would like to know that the "Full Power Consumption" you mentioned is the Average Power Consumption or MAX.POWER CONSUMPTION - - - Updated - - - Kindly put some light on the...

Part and Inventory Search

Back
Top