Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
what are ignore points and how to find them in CTS.
Some of the paths are causing more balancing cells in CTS paths, i think correct ignore points can help me to fix the number of cdb cells.
So can you please tell me how to find ignore points in design.
Hi...i am trying to understand what is the relation between skew groups and the clocks ...suppose a sew groups has 10 sinks and all the sinks are getting A, B and C clocks and a single sink point has different latency for clock A, B and C then how to find what is causing the other sinks to...
why my clock tree is having more numbers of balancing cells? which is causing increase in latency.
Also how can i divide clk tree for analysis if the tree is having number of clk sources.
I am trying to understand the clock building in my design.
How the spec file is generated.
How some of the sink pins are delayed more even there is no latency mentioned in spec file.
how balancing takes place if there is no information regarding balancing in spec file.
hii..i am using innovus...i wanted to replicate the same results using the same FP and same bounding of cells using region....but sometimes the result varies.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
