PLD, SPLD, GAL, CPLD, FPGA Design

Post thread
Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.
A
  • Locked
  • Question
Beginner questions re FSM
Replies
19
Views
3K
barry
F
  • Locked
  • Question
Is it possible to make an active timestamp with the $display system task like in ModelSim?
Replies
1
Views
1K
dpaul
S
  • Locked
  • Question
Parallel pixel Transmission
Replies
0
Views
971
stark43
S
S
  • Locked
  • Question
CSI-2
Replies
0
Views
1K
stark43
S
  • Locked
  • Solved
Varying Verilog code simulation results in "Xilinx Vivado" compared to "Xilinx ISE"
Replies
7
Views
3K
FlyingDutch
S
  • Locked
  • Question
Lattice Diamond License
Replies
2
Views
3K
std_match
S
S
  • Locked
  • Question
Float pkg is not working in VHDL
Replies
6
Views
3K
TrickyDicky
T
R
  • Locked
  • Poll
FPGA CASE When Hex range data syntax
Replies
4
Views
1K
FvM
K
  • Locked
  • Question
Design paradigms
Replies
7
Views
3K
barry
P
  • Locked
  • Question
need help in pulse generator vhdl code
Replies
2
Views
2K
dpaul
W
  • Locked
  • Question
[SOLVED] Why don't 2 flip-flop synchronizers have a reset?
2
Replies
32
Views
7K
weetabixharry
W
W
  • Locked
  • Solved
[SOLVED] Why is a reset with asynchronous assert safe?
Replies
14
Views
5K
weetabixharry
W
  • Locked
  • Question
carry4 primitive simulation inconsistency
Replies
7
Views
3K
pbernardi
P
  • Locked
  • Question
programming MFRC522 with hdl
Replies
5
Views
2K
wowpro7
V
  • Locked
  • Question
Remote Monitoring and control of Home appliances from cloud using EDGE Artix 7 FPGA board
Replies
2
Views
2K
danadakk
F
  • Locked
  • Question
Reuse MATLAB Functions in UVM Environments with Automatic SystemVerilog DPI Component Generation
Replies
0
Views
2K
FarhadR
F
E
  • Locked
  • Question
Why you think an FPGA/CPLD is better from MCU for interface and protocol bridging applications?
Replies
12
Views
4K
e-music
E
L
  • Locked
  • Question
read from FPGA with disabled readback
Replies
12
Views
3K
ads-ee
F
  • Locked
  • Question
TSOP2 / FBGA48 to DIP48 adapter EAGLE
Replies
4
Views
2K
KlausST
  • Locked
  • Solved
Why when I want to use reg array and Initialize them, FPGA synthesis and bitstream takes too long?
Replies
5
Views
3K
ads-ee
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…