Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

impedance matching in RFIC chip design

Blog details

Is there a methdology of impedance matching that can work well in RFIC chip design?

I have a problem on RFIC design.

For example, at first I simulate a signle module, let's say an amplifier.

r/chipdesign - impedance matching in RFIC chip design
What value should I give to the port resistance? If I set the resistance as 50 ohms and do the impedance matching, after this I will connect this amp to other devices which don't have an impedance of 50 ohms, then I have to do the matching again! It's a waste of time. SO does anyone know how to deal with it?

Part and Inventory Search

Back
Top