zq calibration of ddr3l

Status
Not open for further replies.

Akshata G M

Newbie level 3
Joined
Jul 2, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
16
Dear all,
We are doing a project on DDR3L IO, can anyone tel me what is the logic behind pull up and pull down ckt in zq calibration.
SAR logic is needed for counter or Can we use common counter counting from 0 to 15 for pcode and ncode counter.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…