Zero WLM Analysis in RTL Compiler (RC 12.20)

Status
Not open for further replies.

spgite

Newbie level 5
Joined
Jun 19, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,327
I am trying to do zero wlm analysis.
But in the reports its not showing any wireload model being used
In library there was no wireload model so I have defined one.

Need to know the commands to include wireload model

Thank you
 

Following attributes of RC can help in doing ZWLM synthesis or WLM synthesis

1) interconnect_mode
2) wireload_selection
3) force_wireload

Hope this can help you..

~vamsi
 
Reactions: spgite

    V

    Points: 2
    Helpful Answer Positive Rating

    spgite

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…