XMR in Verilog : Use models

optimuz · Dec 31, 2012

Hi ,

Can any one tell me what can be the use models of XMR's in verilog.

Thanks.

dave_59 · Dec 31, 2012

A hierarchical reference in Verilog (sometimes called a cross module reference - XMR, cross reference - XREF, or out-of-module reference OOMR) can be thought of as a way of a probing and patching the design for debugging from your testbench without having a signal brought up to the top-level of your design via a network of wires and port connections. When you instantiate modules throughout your design, all signals (wires or variables) are given hierarchical pathnames that you can reference directly. I recommend limited use of these references as it makes your code difficult to follow and maintain as the hierarchy changes.

XMR in Verilog : Use models

optimuz

Junior Member level 1

dave_59

Advanced Member level 3

Similar threads

XMR in Verilog : Use models

optimuz

Junior Member level 1

dave_59

Advanced Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency