xilinx schematics to truth table

Status
Not open for further replies.
D

dandygal

Newbie level 3
Joined
May 17, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,314
I have a somewhat complicated Schematics design. Is there a program which could convert my design into truth tables?
If there is no such program, how can i represent the D flip-flops of the following design in a truth table?



Thanks for any tips.
 
Last edited:

Is this the same overdue homework/project assignment, or an entirely new assignment that just looks as if it uses the exact same schematic? If it's the same, please keep it in the same thread so people have some context.

As for this post ... you could of course make a testbench to generate all the possible input combination (as in all the possible sequences) , and then see what the output does.

- - - Updated - - -

Also, just in case: http://www.asic-world.com/verilog/art_testbench_writing1.html
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…