Xilinx CPLD XC2C256 PULLUP

Status
Not open for further replies.

priestnot

Member level 5
Joined
May 1, 2006
Messages
89
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
2,098
Hello...
I am tring to configure the IO pins of the XC2C256 with internal pull-up. So edited my UCF file from:

Code:
NET	"A7"	LOC =	"39";
NET	"A8"	LOC =	"40";
to
Code:
NET	"A7"	LOC =	"39" | PULLUP;
NET	"A8"	LOC =	"40" | PULLUP;

And in ISE i get this warning:
Code:
WARNING:Cpld - PULLUP specified for net 'A8' conflicts with previous KEEPER
WARNING:Cpld - PULLUP specified for net 'A7' conflicts with previous KEEPER

In This Xilinx website **broken link removed** they say to define the pull-up like this:

Code:
net name pull-up;
But that way i cannot define the pin that the net is connected...
Any ideas hoe to define a pin with internal pull-up or pull-down?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…